



Substitute for form 1449A/PTO  
**INFORMATION DISCLOSURE  
STATEMENT BY APPLICANT**  
(use as many sheets as necessary)

PTO-1449A (10-01)  
Under the Paperwork Reduction Act of 1995, no person is required to respond to a collection of information unless it contains a valid OMB control number.  
Approved for use through 10/31/2002. OMB 01-0231  
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE

Complete if Known	
Application Number	10/608051
Filing Date	June 27, 2003
First Named Inventor	Glass, Kevin
Group Art Unit	Unknown 2816
Examiner Name	Unknown Linh Nguyen
Attorney Docket No: 80107.022US1	

US PATENT DOCUMENTS					
Examiner Initials*	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass
					Filing Date If Appropriate

FOREIGN PATENT DOCUMENTS					
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass
					T <sup>2</sup>

OTHER DOCUMENTS - NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No <sup>1</sup>
	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.
LMN	CHAE, KWAN-YEOB , et al., "Double Precharge TSPC for High-Speed Dual Modulus Prescaler", IEEE, (1999),pp. 609-612
LMN	CHANG, W-H , et al., "A Low-Power and Low-Noise CMOS Prescaler for 900 MHz to 1.9 GHz Wireless Applications", IEEE 1999 Custom Integrated Circuits Conference, (1999),pp. 597-600
LMN	CHI, BAOYONG , et al., "2/3 Divider Cell Using Phase Switching Technique", Electronics Letters, Volume 37,(July 2001),pp. 875-877
LMN	DE MUER, BRAM , et al., "A CMOS Monolithic $\Delta$ $\Sigma$ -Controlled Fractional-N Frequency Synthesizer for DCS-1800", IEEE Journal of Solid-State Circuits, Volume 37,(July 2002),pp. 835-844
LMN	DULGER, FIKRET , et al., "Design Considerations in a BiCMOS Dual-Modulus Prescaler", 2002 IEEE Radio Frequency Integrated Circuits Symposium, (2002),pp. 177-180
LMN	HSU, JUNE-MING , et al., "Low-Voltage CMOS Frequency Synthesizer for ERMES Pager Application", IEEE Transactions on Circuits and Systems - II: Analog and Digital Signal Processing, Volume 48,(2001),pp. 826-834
LMN	HUNG, CHIH-MING , et al., "A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-Locked Loop", IEEE Journal of Solid-State Circuits, Volume 37,(April 2002),pp. 521-525
LMN	HUNG, CHIH-MING , et al., "Fully Integrated 5.35-GHz CMOS VCOs and Prescalers", IEEE Transactions on Microwave Theory and Techniques, Volume 49,(January 2001),pp. 17-22
LMN	KNAPP, HERBERT , et al., "2-GHz/2-mW and 12-GHz/30-mW Dual Modulus Prescalers in Silicon Bipolar Technology", IEEE Journal of Solid-State Circuits, Volume 36,(September 2001),pp. 1420-1423
LMN	KNAPP, HERBERT , et al., "36 GHz Dual-Modulus Prescaler in SiGe Bipolar Technology", 2002 IEEE Radio Frequency Integrated Circuits Symposium, (2002),pp. 239-242
LMN	LAM, FLEMING , et al., "5+ GHz CMOS Prescaler", 2001 IEEE International SOI Conference, (2001),pp. 65-66
LMN	LEE, KANG-YOON , et al., "Full-CMOS 2.4GHz Wideband CDMA Transmitter and Receiver with Direct Conversion Mixers and DC-Offset Cancellation", 2001 Symposium on VLSI Circuits Digest of Technical Papers, (2001),pp. 7-10

reference  
not  
available

EXAMINER

*Linh Nguyen*

DATE CONSIDERED 03/31/2004

**INFORMATION DISCLOSURE  
STATEMENT BY APPLICANT**  
*(Use summary sheets as necessary)*

OTPE  
NIS 26 2003  
SEARCHED & INDEXED  
Sheet 2 of 2

Complete if Known	
Application Number	10/608051
Filing Date	June 27, 2003
First Named Inventor	Glass, Kevin
Group Art Unit	Unknown 2816
Examiner Name	Unknown Linh Nguyen

Attorney Docket No: 80107.022US1

**OTHER DOCUMENTS – NON PATENT LITERATURE DOCUMENTS**

Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T
Unv		MALIGEORGOS, JAMES P., et al., "A Low-Voltage 5.1-5.8-GHz Image-Reject Receiver with Wide Dynamic Range", <u>IEEE Journal of Solid-State Circuits</u> , Volume 35, (December 2000), pp. 1917-1926	
Unv		OHIRA, TAKASHI, et al., "An X-Band GaAs Monolithic Voltage Controlled Frequency Divider with Ultra-Low DC Power Consumption", <u>Proceedings of APMC</u> , (2001), pp. 127-130	
Unv		PRETL, HARALD, et al., "A W-CDMA Zero-IF Front-End for UMTS in a 75 GHz SiGe BiCMOS Technology", <u>2001 IEEE Radio Frequency Integrated Circuits Symposium</u> , (2001), pp. 9-12	
Unv		SOARES, JR., J N., et al., "A 1.6-GHz Dual Modulus Prescaler Using the Extended True-Single-Phase-Clock CMOS Circuit Technique (E-TSPC)", <u>IEEE Journal of Solid-State Circuits</u> , Volume 34, (January 1999), pp. 97-102	
Unv		SOARES, JR., JOAO N., et al., "The Use of Extended TSPC CMOS Structures to Build Circuits with Doubled Input/Output Data Throughput", <u>IEEE</u> , (2000), pp. 228-233	
Unv		SUNG, KI-HYUK, et al., "Comments on 'New Dynamic Flip-Flops for High-Speed Dual-Modulus Prescaler'", <u>IEEE Transactions on Solid-State Circuits</u> , Volume 35, (June 2000), pp. 919-920	
Unv		TIÉBOUT, MARC, "A 480μW 2GHZ Ultra Low Power Dual-Modulus Prescaler in 0.25μM Standard CMOS", <u>IEEE International Symposium on Circuits and Systems</u> , (May 2000), pp. 741-744	
Unv		TOURNIER, ERIC, et al., "A 14.5 GHz-0.35μm Frequency Divider for Dual-Modulus Prescaler", <u>2002 IEEE Radio Frequency Integrated Circuits Symposium</u> , (2002), pp. 227-230	
Unv		WASSATSCH, ANDREAS, et al., "Scalable Counter Architecture for a Pre-loadable 1GHz@0.6μm/5V Prescaler in TSPC", <u>IEEE</u> , (2001), pp. 92-95	
Unv		WU, PING, et al., "A CMOS Triple-band Fractional-N Frequency Synthesizer for GSM/GPRS/EDGE Applications", <u>IEEE</u> , (2001), pp. 706-709	
Unv		YAN, HONGYAN, et al., "A High-Speed CMOS Dual-Phase Dynamic-Pseudo NMOS ((DP)2) Latch and Its Application in a Dual-Modulus Prescaler", <u>IEEE Journal of Solid-State Circuits</u> , Volume 34, (October 1999), pp. 1400-1404	
Unv		YUAN, J-R, et al., "Fast CMOS Nonbinary Divider and Counter", <u>Electronics Letters</u> , Volume 29, (June 1993), pp. 1222-1223	
Unv		YUAN, J-R, et al., "New Domino Logic Precharged by Clock and Data", <u>Electronics Letters</u> , Volume 29, (December 1993), pp. 2188-2189	
Unv		YUAN, JIREN, et al., "Pushing the Limits of Standard CMOS", <u>IEEE Spectrum</u> , (February 1991), pp. 52-53	
Unv		YUN, WONJOO, et al., "New High Speed Dynamic D-Type Flip Flop For Prescaler", <u>ISIE 2001</u> , (2001), pp. 629-631	

EXAMINER

*Linh Nguyen*

DATE CONSIDERED 03/31/2009